Abstract: A pulse-width modulation (PWM) strategy based on dual carrier is proposed to suppress the common-mode voltage (CMV) of three-phase voltage source inverters (VSIs). This strategy employs two triangle carriers with opposite phase to reduce the peak value of the generated CMV by avoiding zero voltage vectors. In particular, the effective phase range of the two opposite carriers is derived. The optimal initial phase of the dual carrier is determined through the output performance comparison of VSI. Finally, the experimental results are presented to illustrate the feasibility and validity of the proposed modulation strategy.
Introduction
Three-phase voltage source inverters (VSIs) have a wide application in the motor drive field [1, 2] . However, pulse-width modulation (PWM) applied in VSI tends to cause the high frequency common-mode voltage (CMV), as one of the side effects of PWM techniques [3] . Furthermore, the CMV will produce electro-magnetic interference (EMI) and even shaft current to reduce the lifetime of motor bearing [4, 5] . Therefore, when considering the reduction of CMV, the conventional PWM strategies need to be improved.
Space-vector PWM (SVPWM) and carrier-based PWM (CBPWM) are the two major kinds of PWM strategies. Recently, many works have focused on the SVPWM-based CMV reduction approach [6, 7, 8] , but seldom studies are concerned with the CBPWM-based method. Compared with SVPWM, CBPWM can simplify PWM generation by avoiding voltage vector selection, trigonometric operation and duration calculation. A CBPWM-based CMV reduction strategy is proposed to attenuate the third harmonic component of CMV [9] . However, the peak value of CMV is not reduced and still equal to half dc-link voltage.
For this purpose, this paper investigates the cause of CMV from the perspective of CBPWM, and introduces dual carrier including positive and negative triangular carriers into PWM pattern generation to reduce CMV. Meanwhile, the effective phase range of the dual carrier is revealed, which is the key point to implement the proposed strategy. In this derived phase range, the peak value of CMV can be reduced from U dc =2 to U dc =6. Moreover, the output performance of VSI is analyzed when the dual carrier is performed at the different initial phases over the effective phase range, and the optimal initial phase of the dual carrier is determined.
Theoretical analysis
The topology of three-phase VSI is shown in Fig. 1 , and the CMV of VSI output can be expressed as
where, u aO , u bO and u cO represent the pole voltages of phase a, b and c, respectively.
The unified expression of the pole voltages is
where S i ¼ 1 when the respective upper switch is turned on, and S i ¼ 0 when the lower one is turned on. Based on Eqs. (1) and (2), the relationship of the CMV magnitude and the switch states can be shown in Table I .
For conventional CBPWM strategy, PWM patterns are generated by comparing the three-phase sinusoidal modulation signals with single triangular carrier signal, as shown in Fig. 2 .
The modulation signals in terms of modulation index m and frequency f can be expressed as y a ¼ m sinð2ftÞ
It can be clearly seen in Fig. 2 that the switch states (000) and (111) inevitably arise in the conventional CBPWM strategy, and consequently the maximum magnitude of CMV will reach up to U dc =2 according to Table I .
In order to reduce the peak value of CMV, instead of single carrier, dual carrier is introduced, which is composed of positive triangular carrier (Carrier-1, in black color in Fig. 3 ) and negative one (Carrier-2, in magenta color in Fig. 3 ). These two carriers have the opposite phase and operate over half fundamental cycle for each phase of VSI, respectively. By defining 1 2 ½0; as the initial phase of Carrier-1, the Carrier-1 phase range of phase a is ½ 1 ; 1 þ , and further those of phase b and c will be
Then, the three-phase carriers over half fundamental cycle are tabulated in Table II considering 2=3 phase shift of the three-phase variables.
Accordingly, in combination with Table II , the pulse patterns of the dual carrier based PWM and their generated CMVs are shown in Fig. 4 . Taking a 2 ½ 1 ; 1 þ =3 shown in Fig. 4a for example, in the light of Table II , the modulation signals y a and y c choose c 1 as their carrier signals, while the modulation signal y b chooses c 2 as its carrier signal. As a result, the generated switching patterns S a , S b , S c , and their produced CMV value u cm according to Table I can be determined. For the convenience of illustration, the signals related to c 1 are in black color in Fig. 4 , while the signals related to c 2 are in magenta color.
Let T oni and T off i be the on-state and off-state duration time of switches in Fig. 4 , respectively. Then, based on the geometrical relationship, T oni and T off i over a switching cycle T s are calculated as
It can be clearly seen in Fig. 4 that by adjusting the on-state duration time T oni and the off-state one T off i , the switch states (000) and (111) can be avoided, and further their production ju cm j ¼ U dc =2 will not arise. To meet this demand, T oni and T off i should satisfy the following condition.
T onb maxfT off a ; T off c g
T onc maxfT off a ; T off b g
Combining Eqs. (3)- (5), we can get 1 2 ½=3; 2=3, which is the derived effective phase range of the dual carrier. If this condition is met, the maximum value of ju cm j can be reduced from U dc =2 to U dc =6.
In order to determine the optimal value of 1 , performance evaluation of the line-to-line voltage and CMV generated by VSI for various values of 1 is carried out in terms of the weighted total harmonic distortion of the line-to-line voltage and CMV, namely WTHD and WTHD cm defined as follows, respectively [10] .
In Eq. (6), U F1 and U Fn represent the fundamental and n-th harmonic magnitude of line-to-line voltage, respectively; U Fcn denotes the n-th harmonic magnitude of CMV. Thereafter, the curves of WTHD and WTHD cm with respect to m and 1 in the whole modulation range are depicted in Fig. 5 under the condition that the switching frequency of PWM signals is f s ¼ 2:4 kHz, and the modulation frequency of three-phase output voltages is f ¼ 50 Hz.
It can be seen in Fig. 5a , WTHD of the line-to-line voltage is only dependent on the modulation index m, and independent of 1 . That is, once the modulation index m is fixed, for 1 2 ½=3; 2=3, it has no impact on the line-to-line voltage output performance of VSI. Nevertheless, as shown in Fig. 5b , for a fixed modulation index m in its whole range, it is always at 1 ¼ =2 over the range of ½=3; 2=3 that WTHD cm can get the minimum value which is marked in red. More specifically, the sampled data of Fig. 5b at several typical modulation index values are listed in Table III to demonstrate the variation of WTHD cm with 1 , which proves that the optimal output performance of VSI is achieved at 1 ¼ =2.
Experimental results
A DSP-based VSI prototype is built to validate the proposed dual carrier based PWM (D-CBPWM) strategy. The parameters of the platform are given as follows: Table IV show that the value of WTHD almost remain unchanged for the variation of 1 at the same modulation index, while as shown in Table V , the value of WTHD cm can be minimized at 1 ¼ =2. Especially for m ¼ 0:8, the value of WTHD cm at 1 ¼ =2 is even nearly half of that at 1 ¼ =3 or 2=3. In conclusion, the noticeable reduction of WTHD cm indicates the comprehensive performance of VSI output is optimal at 1 ¼ =2, which is in accordance with the theoretical analysis displayed in Fig. 5 and Table III. Moreover, the experimental results of the three-phase pole voltages and CMV under the conventional CBPWM and the proposed D-CBPWM strategy are shown in Figs. 8 and 9 at m ¼ 0:4 and 0.8, respectively. With the increase of the modulation index, the width of three-phase PWM signals at the same point will change, corresponding to the different fundamental voltage of VSI output. However, it is worth noting that for both modulation index values, the maximum magnitude of CMV is reduced from U dc =2 to U dc =6 when the modulation strategy is switched to D-CBPWM, which verifies its advantage over the conventional CBPWM strategy in the CMV reduction. produced CMV is summarized in Table VI . As reported in [7, 8, 9] , the harmonic minimization and CMV reduction cannot be achieved simultaneously, since the basic idea behind the CMV reduction strategy is to replace zero voltage vectors with two or three equivalent non-zero active voltage vectors. As a consequence, the absence of zero voltage vectors may lead to a slight increase in WTHD value. The abovementioned conclusion is confirmed in Table VI . Indeed, the value of WTHD under D-CBPWM strategy is slightly larger than that under CBPWM strategy. However, it is a remarkable fact that the value of WTHD cm under D-CBPWM strategy is considerably less than that under CBPWM strategy. Hence, for CMV reduction oriented practical application, D-CBPWM strategy is a good alternative with obviously reduced CMV magnitude (from U dc =2 to U dc =6) and WTHD cm , as well as an acceptable WTHD. Table V . Experimental results of WTHD cm for various 1 at m ¼ 0:4 and 0.8. 
Modulation index
1 ¼ =3 1 ¼ 5=12 1 ¼ =2 1 ¼ 7=12 1 ¼ 2=3 m ¼ 0:2 0.4219%
1 ¼ =3 1 ¼ 5=12 1 ¼ =2 1 ¼ 7=12 1 ¼ 2=3 m ¼ 0
1 ¼ =3 1 ¼ 5=12 1 ¼ =2 1 ¼ 7=12 1 ¼ 2=3 m ¼ 0:4 0.371% 0.342% 0.331% 0.343% 0.371% m ¼ 0:8 0.242% 0.158% 0.126% 0.162% 0.245%
Conclusion
The cause of high CMV magnitude under conventional CBPWM is revealed. In this regard, a CMV reduction strategy based on D-CBPWM is proposed, which can reduce the peak value of CMV from conventional U dc =2 to U dc =6. Meanwhile, the effective phase range of the dual carrier is derived. Among this range, the VSI can achieve the optimal output performance at 1 ¼ =2, as the initial phase of the dual carrier. The experimental results verify the feasibility and effectiveness of the proposed strategy. As expected, the D-CBPWM strategy is easier to implement than the corresponding SVPWM methods, due to the particular dual carrier.
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